June 2001

SEMICONDUCTOR M

FDD3670 100V N-Channel PowerTrench[®] MOSFET

General Description


This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers.


These MOSFETs feature faster switching and lower gate charge than other MOSFETs with comparable $R_{\text{DS}(\text{ON})}$ specifications.

The result is a MOSFET that is easy and safer to drive (even at very high frequencies), and DC/DC power supply designs with higher overall efficiency.

Features

- 34 A, 100 V. $R_{DS(ON)} = 32 \text{ m}\Omega @ V_{GS} = 10 \text{ V}$ $R_{DS(ON)} = 35 \text{ m}\Omega @ V_{GS} = 6 \text{ V}$
- Low gate charge (57 nC typical)
- Fast switching speed
- + High performance trench technology for extremely low $R_{\text{DS}(\text{ON})}$
- High power and current handling capability





Absolute Maximum Ratings T_A=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
V _{DSS}	Drain-Source Voltage		100	V
V _{GSS}	Gate-Source Voltage		±20	V
D	Drain Current – Continuous	(Note 1)	34	A
	Drain Current – Pulsed		100	
PD	Maximum Power Dissipation @ T _C = 25°C	(Note 1)	83	W
	@ T _A = 25°C	(Note 1a)	3.8	
	@ T _A = 25°C	(Note 1b)	1.6	
T _J , T _{STG}	Operating and Storage Junction Temperature Range		-55 to +175	°C

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Note 1)	1.8	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1b)	96	°C/W

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
FDD3670	FDD3670	13"	16mm	2500 units


©2001 Fairchild Semiconductor Corporation

FDD3670

W _{DSS} Iar	burce Avalanche Ratings (Note Single Pulse Drain-Source Avalanche Energy Maximum Drain-Source Avalanche Current acteristics Drain–Source Breakdown Voltage Breakdown Voltage Temperature Coefficient	2) $V_{DD} = 50 \text{ V}, I_D = 7.3 \text{ A}$ $V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$			360 7.3	mJ
W _{DSS} I _{AR} Off Chara BV _{DSS} ΔTJ bss	Single Pulse Drain-Source Avalanche Energy Maximum Drain-Source Avalanche Current acteristics Drain–Source Breakdown Voltage Breakdown Voltage Temperature	$V_{DD} = 50 \text{ V}, \qquad I_D = 7.3 \text{ A}$				ml
Off Chara 3V _{DSS} Δ <u>BVDSS</u> ΔTJ DSS	Maximum Drain-Source Avalanche Current acteristics Drain–Source Breakdown Voltage Breakdown Voltage Temperature	V _{GS} = 0 V, I _D = 250 μA			7.3	110
BV _{DSS} Δ <u>BVDSS</u> ΔTJ bSS	acteristics Drain–Source Breakdown Voltage Breakdown Voltage Temperature	V _{GS} = 0 V, I _D = 250 μA	I	ı		A
BV _{DSS} ΔBV <u>DSS</u> ΔTJ DSS	Drain–Source Breakdown Voltage Breakdown Voltage Temperature	V_{GS} = 0 V, I _D = 250 μ A				
Δ <u>BV_{DSS}</u> ΔT _J bss	Breakdown Voltage Temperature		100			V
DSS		I_D = 250 µA, Referenced to 25°C	10-	92		mV/°C
GSSF	Zero Gate Voltage Drain Current	$V_{DS} = 80 \text{ V}, V_{GS} = 0 \text{ V}$			10	μA
	Gate-Body Leakage, Forward	$V_{GS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$			100	nA
GSSR	Gate–Body Leakage, Reverse	$V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$			-100	nA
On Chara	acteristics (Note 2)				·	
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$	2	2.5	4	V
<u>ΔVgs(th)</u> ΔTj	Gate Threshold Voltage Temperature Coefficient	$I_D = 250 \ \mu\text{A}$, Referenced to 25°C		-7.2		mV/°C
R _{DS(on)}	Static Drain–Source On–Resistance	$ \begin{array}{ll} V_{GS} = 10 \; V, & I_D = 7.3 \; A \\ V_{GS} = 10 \; V, \; I_D = 7.3 \; A, \; T_J = 125^\circ C \\ V_{GS} = 6 \; V, & I_D = 7.0 \; A \end{array} $		22 39 24	32 56 35	mΩ
D(on)	On–State Drain Current	$V_{GS} = 10 \text{ V}, \qquad V_{DS} = 5 \text{ V}$	25			Α
g _{FS}	Forward Transconductance	$V_{DS} = 5 V$, $I_D = 7.3 A$	15	31		S
Dynamic	Characteristics					
Ciss	Input Capacitance	$V_{\text{DS}} = 50 \text{ V}, \qquad V_{\text{GS}} = 0 \text{ V},$		2490		pF
C _{oss}	Output Capacitance	f = 1.0 MHz		265		pF
C _{rss}	Reverse Transfer Capacitance			80		pF
	g Characteristics (Note 2)					
d(on)	Turn–On Delay Time	$V_{DD} = 50 \text{ V}, \qquad I_D = 1 \text{ A},$		16	26	ns
	Turn–On Delay Time Turn–On Rise Time			16 10	26 18	ns ns
d(on)	•	$ \begin{array}{ll} V_{\text{DD}} = 50 \ \text{V}, & I_{\text{D}} = 1 \ \text{A}, \\ V_{\text{GS}} = 10 \ \text{V}, & R_{\text{GEN}} = 6 \ \Omega \end{array} $			-	
d(on) tr	Turn–On Rise Time	$\label{eq:VDD} \begin{array}{ll} V_{\text{DD}} = 50 \ \text{V}, & I_{\text{D}} = 1 \ \text{A}, \\ V_{\text{GS}} = 10 \ \text{V}, & \text{R}_{\text{GEN}} = 6 \ \Omega \end{array}$		10	18	ns
td(on) tr td(off)	Turn–On Rise Time Turn–Off Delay Time	$\begin{array}{l} V_{DD} = 50 \ V, \qquad l_{D} = 1 \ A, \\ V_{GS} = 10 \ V, \qquad R_{GEN} = 6 \ \Omega \\ \end{array}$ $\begin{array}{l} V_{DS} = 50 \ V, \qquad l_{D} = 7.3 \ A, \end{array}$		10 56	18 84	ns ns
td(on) tr td(off) tf	Turn–On Rise Time Turn–Off Delay Time Turn–Off Fall Time	$V_{GS} = 10 \text{ V}, \qquad R_{GEN} = 6 \Omega$		10 56 25	18 84 40	ns ns ns
td(on) tr td(off) tf Qg	Turn–On Rise Time Turn–Off Delay Time Turn–Off Fall Time Total Gate Charge	$V_{GS} = 10 \text{ V}, \qquad R_{GEN} = 6 \Omega$ $V_{DS} = 50 \text{ V}, \qquad I_D = 7.3 \text{ A},$		10 56 25 57	18 84 40	ns ns ns nC
td(on) tr td(off) tf Qg Qgs Qgs Qgd	Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{GS} = 10 \text{ V}, \qquad R_{GEN} = 6 \Omega$ $V_{DS} = 50 \text{ V}, \qquad I_D = 7.3 \text{ A}, \label{eq:V_ds}$ $V_{GS} = 10 \text{ V}$		10 56 25 57 11	18 84 40	ns ns nS nC nC
td(on) tr td(off) tf Qg Qgs Qgs Qgd	Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge	$V_{GS} = 10 \text{ V}, \qquad R_{GEN} = 6 \Omega$ $V_{DS} = 50 \text{ V}, \qquad I_D = 7.3 \text{ A},$ $V_{GS} = 10 \text{ V}$ and Maximum Ratings		10 56 25 57 11	18 84 40	ns ns nS nC nC


Scale 1 : 1 on letter size paper

Pulse Test: Pulse Width < 300 μ s, Duty Cycle < 2.0%



FDD3670

FDD3670 Rev C(W)



FDD3670

FDD3670 Rev C(W)

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACExTM BottomlessTM CoolFETTM $CROSSVOLT^{TM}$ DenseTrenchTM DOMETM EcoSPARKTM E²CMOSTM EnSignaTM FACTTM FACT Quiet SeriesTM FAST[®] FASTr[™] FRFET[™] GlobalOptoisolator[™] GTO[™] HiSeC[™] ISOPLANAR[™] LittleFET[™] MicroFET[™] MICROWIRE[™] OPTOLOGIC[™] OPTOPLANAR[™] PACMAN[™] POP[™] Power247[™] PowerTrench[®] QFET[™] QS[™] QT Optoelectronics[™] Quiet Series[™] SILENT SWITCHER[®] SMART START[™] STAR*POWER™ Stealth™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SyncFET™ TinyLogic™ TruTranslation™ UHC™ UltraFET[®] VCX™

STAR*POWER is used under license

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
		Rev. H3